Covers the basic trade-offs in architecting a high performance memory hierarchy at all levels, starting from the on-chip cache to main memory and storage sub-system.
Requisites
Prerequisites:
ECE 6100 (Min. Grade: D) or CS 6290 (Min. Grade: D)
Restrictions:
Cannot be enrolled in one of the following Levels: Undergraduate Semester (US)
Must be enrolled in one of the following Campuses: Georgia Tech-Atlanta * (A)
All Instructors
This total includes data from semesters with unknown instructors
Moinuddin Qureshi
2 terms from Spring 2017 to Spring 2018
Spring 2018
Spring 2017
Website Lead
Buzz Grades is maintained by Donghyun "Vince" Kim · Data: LITE (2016-2025), Course Catalog & OSCAR
Copyright
2025 Donghyun Kim, Buzz Grades
·